Digitale Bibliotheek
Sluiten Bladeren door artikelen uit een tijdschrift
     Tijdschrift beschrijving
       Alle jaargangen van het bijbehorende tijdschrift
         Alle afleveringen van het bijbehorende jaargang
                                       Alle artikelen van de bijbehorende aflevering
 
                             61 gevonden resultaten
nr titel auteur tijdschrift jaar jaarg. afl. pagina('s) type
1 A comparison of some processor farm architectures Moran, J.
1992
34 1-5 p. 85-88
4 p.
artikel
2 Adaptive window working set replacement policies van Wezenbeek, A.M.
1992
34 1-5 p. 53-56
4 p.
artikel
3 A highly-parallel system for real-time electronic measurements Gandelli, Alessandro
1992
34 1-5 p. 129-132
4 p.
artikel
4 A memory-mapped interprocessor communication architecture using FIFO RAMs Su, Syhy-Chang
1992
34 1-5 p. 187-191
5 p.
artikel
5 An adaptive improvement of an image compression technique Kokkinidis, P.A.
1992
34 1-5 p. 231-234
4 p.
artikel
6 An image analysis system for automatic measurements in solid state nuclear track detectors Sampsonidis, D.
1992
34 1-5 p. 153-155
3 p.
artikel
7 An object-oriented kernel for distributed simulation of concurrent systems Piechowka, Maciej
1992
34 1-5 p. 7-10
4 p.
artikel
8 ARGUS — a PC based image processing workstation its software and some application examples Ambrózy, Gy.
1992
34 1-5 p. 135-138
4 p.
artikel
9 A simple switching system for transputer links Mcconnell, R.
1992
34 1-5 p. 243-246
4 p.
artikel
10 A unifying approach to clientship, delegation and inheritance in object oriented languages Nieddu, Paola
1992
34 1-5 p. 15-18
4 p.
artikel
11 Author index to volume 34 (1992) 1992
34 1-5 p. 255-257
3 p.
artikel
12 A VLSI synthesis tool for complementary output delta modulation FIR filters Horianopoulos, S.L.
1992
34 1-5 p. 139-142
4 p.
artikel
13 Avoidance of deadlock in loop structures — a two process solution Pramanik, P.
1992
34 1-5 p. 103-106
4 p.
artikel
14 Compiling a vector and array processing language for an associative processor Brezany, Peter
1992
34 1-5 p. 171-174
4 p.
artikel
15 Data flow processors for automated visual inspection Richard, Lecordier
1992
34 1-5 p. 37-40
4 p.
artikel
16 Design concepts and realization of the hardware structure of ARGUS image processing workstation Bango, Gy.
1992
34 1-5 p. 207-210
4 p.
artikel
17 Design control in a high level synthesis system Mozos, D.
1992
34 1-5 p. 93-96
4 p.
artikel
18 Digital neural network system based in new concepts on the recall phase dynamics Carrabina, J.
1992
34 1-5 p. 89-92
4 p.
artikel
19 Dispatching simultaneous instructions Barbosa, Fernando M.B.
1992
34 1-5 p. 227-230
4 p.
artikel
20 Editorial Board 1992
34 1-5 p. IFC-
1 p.
artikel
21 Efficient timing verification via mixed-mode technique Dabrowski, Jerzy
1992
34 1-5 p. 183-186
4 p.
artikel
22 ESP, a structure synthesis program Randon, E.
1992
34 1-5 p. 143-145
3 p.
artikel
23 Evaluation of a sparc architecture with harvard bus and branch target cache Silva, Gabriel P.
1992
34 1-5 p. 157-160
4 p.
artikel
24 Fault-tolerant techniques for VLSI tree structures Piuri, Vincenzo
1992
34 1-5 p. 97-102
6 p.
artikel
25 Flow control support for efficient realization of the EDA model Wu, Handong
1992
34 1-5 p. 175-178
4 p.
artikel
26 Formal specification and object-oriented design Buchanan, Mary
1992
34 1-5 p. 19-22
4 p.
artikel
27 Fortport: An environment for the development of parallel fortran programs Milligan, P.
1992
34 1-5 p. 73-74
2 p.
artikel
28 Improving a time critical task execution time using an IPRESPS Ojsteršek, Milan
1992
34 1-5 p. 197-200
4 p.
artikel
29 Interactive software development for complex embedded systems Mayer-Lindenberg, F.
1992
34 1-5 p. 179-182
4 p.
artikel
30 Letter to the editor 1992
34 1-5 p. v-vi
nvt p.
artikel
31 Measuring parallelism in algorithms Jereb, Borut
1992
34 1-5 p. 49-52
4 p.
artikel
32 Microcontroller software engineering Švéda, Miroslav
1992
34 1-5 p. 11-13
3 p.
artikel
33 Multi-layer reconfigurable transputer systems with distributed control of link connections Tudruj, Marel
1992
34 1-5 p. 201-204
4 p.
artikel
34 Multimicrocomputer implementation of three-dimensional neural networks Lopez-Aligue, Francisco J.
1992
34 1-5 p. 247-250
4 p.
artikel
35 Multiple interfaces message passing system for transputer network Azaria, Helnye
1992
34 1-5 p. 237-242
6 p.
artikel
36 Multiprocessor monitoring system Blazek, Zdenek
1992
34 1-5 p. 163-166
4 p.
artikel
37 Neural networks definition algorithm Vico, Francisco J.
1992
34 1-5 p. 251-254
4 p.
artikel
38 On the design of a dynamic reconfigurable network switch Smith, Gerard J.M.
1992
34 1-5 p. 59-62
4 p.
artikel
39 Parallel code generation for super-scalar architectures Fernandes, Edil S.T.
1992
34 1-5 p. 223-226
4 p.
artikel
40 Parallel collocation modelling: A case study in developing efficient parallel codes Milligan, P.
1992
34 1-5 p. 77-80
4 p.
artikel
41 Parallel implementation of local averaging for image processing Polo, V.
1992
34 1-5 p. 215-218
4 p.
artikel
42 Parallel programming on a PC — a case study Šerbedžija, Nikola B.
1992
34 1-5 p. 121-124
4 p.
artikel
43 Pollux: A language for distributed system programming Janećek, Jan
1992
34 1-5 p. 33-36
4 p.
artikel
44 PREDULA a multi-paradigm parallel programming and debugging environment Ringström, Johan
1992
34 1-5 p. 45-48
4 p.
artikel
45 Queue-based primitives for a multithreaded architecture Fan, Xiaoming
1992
34 1-5 p. 113-116
4 p.
artikel
46 Reliable transaction processing for real-time distributed database systems Yoon, Yong I
1992
34 1-5 p. 63-66
4 p.
artikel
47 Rule-based synthesis using ADTs and term rewriting Fonio, Harald-Reto
1992
34 1-5 p. 81-84
4 p.
artikel
48 SIPA: An activity-planning system Annunziata, Massimo
1992
34 1-5 p. 23-26
4 p.
artikel
49 Software features of an extended single instruction machine Kroha, Petr
1992
34 1-5 p. 109-112
4 p.
artikel
50 Some observations on hierarchical, multiple-instruction-multiple-data computers Bailey, Nick
1992
34 1-5 p. 211-214
4 p.
artikel
51 Specifying and inheriting concurrent objects Ryu, Kiyeol
1992
34 1-5 p. 167-170
4 p.
artikel
52 Speech recognizer optimization and real-time implementation on a multitransputer array Carazo, J.
1992
34 1-5 p. 219-222
4 p.
artikel
53 Ster's multilevel programming model for distributed hard real-time systems Adán-Coello, Juan Manuel
1992
34 1-5 p. 125-128
4 p.
artikel
54 Subject index to volume 34 (1992) 1992
34 1-5 p. 259-260
2 p.
artikel
55 System engineering with DOMINO and GRAPES Pfeiffer, M.
1992
34 1-5 p. 27-30
4 p.
artikel
56 The conversation deadlock problem in client-server model Clematis, Andrea
1992
34 1-5 p. 67-71
5 p.
artikel
57 The software development environment at Rijkswaterstaat Kroon, J.G.M.
1992
34 1-5 p. 3-6
4 p.
artikel
58 Timimg model for SDCFL digital circuits Gómez, Luis
1992
34 1-5 p. 193-196
4 p.
artikel
59 Update synchronization pursuing site autonomy in heterogeneous distributed databases Kim, Yoo S.
1992
34 1-5 p. 41-44
4 p.
artikel
60 Using transputers in a robot programming and control system McKeever, J.D.M.
1992
34 1-5 p. 117-120
4 p.
artikel
61 Using transputers to increase speed and flexibility of genetics-based machine learning systems Dorigo, Marco
1992
34 1-5 p. 147-152
6 p.
artikel
                             61 gevonden resultaten
 
 Koninklijke Bibliotheek - Nationale Bibliotheek van Nederland