Digital Library
Close
Browse articles from a journal
Search for
Magazine
Article
ISSN
NBN article
NBN magazine
DARE/NARCIS document
with title:
A
B
C
D
E
F
G
H
I
J
K
L
M
N
O
P
Q
R
S
T
U
V
W
X
Y
Z
Journal description
All volumes of the corresponding journal
All issues of the corresponding volume
All articles of the corresponding issues
32 results found
no
title
author
magazine
year
volume
issue
page(s)
type
1
A content addressable memory circuit using Josephson junctions
19
3
p. 54
article
2
A Josephson associative memory circuit
19
3
p. 54
article
3
A method of detecting the nature of IC defects
Patyra, M.J.
19
3
p. 41-45
article
4
A novel EPROM device fabricated using focused boron ion-beam implantation
19
3
p. 53-54
article
5
A 20ns 256Kx4 FIFI memory
19
3
p. 54
article
6
A real-time VLSI architecture for direct kinematics [robot application]
19
3
p. 53
article
7
A synthetic instruction mix for evaluating microprocessor performance
19
3
p. 53
article
8
A system for critical path analysis based on back annotation and distributed interconnect impedance models
Yacoub, G.Y.
19
3
p. 21-30
article
9
Cathedral-II: computer aided synthesis of digital signal processing systems
19
3
p. 53
article
10
CMOS gates with regenerative action at one of inputs
Dokic, B.L.
19
3
p. 17-20
article
11
CMOS PROM arrays programmable by laser beam scanning
19
3
p. 54
article
12
Editorial
Butcher, John
19
3
p. 3-4
article
13
Fabrication and characteristics of NbN-based Josephson junctions for logic LSI circuits
19
3
p. 52
article
14
Forthcoming events
19
3
p. 61-62
article
15
Functional programming aspects of wafer scale integration
Shute, M.J.
19
3
p. 31-40
article
16
High-speed measurements of single gates: higher-voltage gates
19
3
p. 51
article
17
Implications of EEC “harmonisation” for the electronics industry
Willis, E.
19
3
p. 47-50
article
18
Josephson 4-bit digital counter circuit made by Nb/Al-oxide/Nb junctions
19
3
p. 52
article
19
Josephson data latch for frequency agile shift registers
19
3
p. 52
article
20
Loop winding-a data flow approach to functional pipelining
19
3
p. 53
article
21
Microscopic simulation model of Josephson junctions for standard circuit analysis programs
19
3
p. 52
article
22
Minimal EPROM programmer
19
3
p. 54
article
23
Modelling of heterojunction bipolar devices
Mehrad, F.
19
3
p. 5-16
article
24
New logical-sum and logical-product circuits using CMOS transistors and their applications to four-valued combinational circuits
19
3
p. 52
article
25
New-wave architecture [bus devices]
19
3
p. 53
article
26
Noise-generation analysis and noise-suppression design techniques in megabit DRAMs
19
3
p. 54
article
27
On the design of CMOS ternary logic circuits using T-gates
19
3
p. 52
article
28
Parliamentary report
19
3
p. 55-57
article
29
Research and Development
19
3
p. 58-60
article
30
Specific problems of numerical analysis of the Josephson junction circuits
19
3
p. 51
article
31
The HD 63701 XOC microcontroller: the completely integrated bug
19
3
p. 53
article
32
Ultimate performance of the RSFQ logic circuits
19
3
p. 51
article
32 results found
Koninklijke Bibliotheek -
National Library of the Netherlands