|
| << previous | next >> |
Journal description
All volumes of the corresponding journal
All issues of the corresponding volume
All articles of the corresponding issues
Details for article 22 of 24 found articles
| Title: |
VHDL Specification Methodology from High-level Specification |
| Author: |
M. Benmohammed, S. Merniz |
| Appeared in: |
Journal of computer science |
| Paging: | Volume 1 (2005) nr. 2 pages 270-275 |
| Year: |
2005 |
| Contents: |
Design complexity has been increasing exponentially this last decade. In order to cope with such an increase and to keep up designers' productivity, higher level specifications were required. Moreover new synthesis systems, starting with a high level specification, have been developed in order to automate and speed up processor design. This study presents a VHDL specification methodology aimed to extend structured design methodologies to the behavioral level. The goal is to develop VHDL modeling strategies in order to master the design and analysis of large and complex systems. Structured design methodologies are combined with a high-level synthesis system, a VHDL based behavioral synthesis tool, in order to allow hierarchical design and component re-use. |
| Publisher: |
Science Publications (provided by DOAJ) |
| Source file: |
Elektronische Wetenschappelijke Tijdschriften |
Details for article 22 of 24 found articles
| << previous | next >> |