|
| volgende >> |
Tijdschrift beschrijving
Alle jaargangen van het bijbehorende tijdschrift
Alle afleveringen van het bijbehorende jaargang
Alle artikelen van de bijbehorende aflevering
Details van artikel 1 van 18 gevonden artikelen
| Titel: |
A Current-Gain Scheme for High Density and Low Voltage FeRAM |
| Auteur: |
Kang, Hee-Bok Kim, Sung-Sik Jeong, Dong-Yun Lim, Jae-Hyoung Yeom, Seung-Jin Lee, Seaung-Suk Lee, Kye-Nam Hong, Suk-Kyoung Cho, Kyoung-Rok Park, Young-Jin |
| Verschenen in: |
Integrated ferroelectrics |
| Paginering: | Jaargang 56 (2003) nr. 1 pagina's 1033-1043 |
| Jaar: |
2003 |
| Inhoud: |
The proposed current-gain scheme provides a key technical solution for a high density, low cost and high performance ferroelectric random access memory. The proposed sensing scheme shows maximum sensing-signal window because of divided sub-bitline (SBL) structure. The unit cell array section is composed of the cell array of 64 rows and 128 columns with SBL, SBL switch (SBSW) devices and current-gain transistor (CGT) device. The global main bitline (MBL) is biased by MBL sensing load (MSL) device and connected to common MBL bus (CMB) through block selection switch (BSS) device. The device sizes of CGT and MSL devices are key factors for determining the transfer characteristics of SBL and MBL. The 128 sense amplifiers in peripheral circuit region are shared to all cell array blocks through CMB with 128 MBL columns of each cell array block. The address access time of the 16 Mb chip is evaluated to less than 70 ns at 3 V. |
| Uitgever: |
Taylor & Francis |
| Bronbestand: |
Elektronische Wetenschappelijke Tijdschriften |
Details van artikel 1 van 18 gevonden artikelen
| volgende >> |