|
| << vorige | volgende >> |
Tijdschrift beschrijving
Alle jaargangen van het bijbehorende tijdschrift
Alle afleveringen van het bijbehorende jaargang
Alle artikelen van de bijbehorende aflevering
Details van artikel 7 van 12 gevonden artikelen
| Titel: |
Design of a testing fixture for printed circuit boards |
| Auteur: |
Ahmadi, Reza H. Kouvelis, Panagiotis |
| Verschenen in: |
IIE transactions |
| Paginering: | Jaargang 27 (1995) nr. 1 pagina's 81-89 |
| Jaar: |
1995-02-01 |
| Inhoud: |
In this paper we discuss a functional testing problem in the printed circuit card assembly environment. The testing problem the design engineer faces is the following: Assign the maximum number of 100 mil (1 mil = 10-3 inch) probes to an appropriately selected set of 50 mil pads in a way that avoids the creation of short circuits or other imposed engineering constraints. Once the above assignment problem is solved, a testing fixture that holds the 100 mil probes at their appropriate positions is constructed. We are addressing the design problem of the above mentioned testing fixture. An integer programming formulation of the problem is presented. A hierarchical decomposition scheme, which at a first level specifies the subset of 50 mil pads to be tested, and at a second level decides on the allocation of a 100 or 50 mil probes to the tested pads, exhibits a near optimal performance for most cases of practical interest. The first-level problem can be solved in polynomial time with a greedy procedure. The second-level problem is equivalent to node packing. For a special class of sparse graphs encountered in our application a simple greedy algorithm optimally solves the corresponding node packing problem. |
| Uitgever: |
Taylor & Francis |
| Bronbestand: |
Elektronische Wetenschappelijke Tijdschriften |
Details van artikel 7 van 12 gevonden artikelen
| << vorige | volgende >> |