|
| << previous | next >> |
Journal description
All volumes of the corresponding journal
All issues of the corresponding volume
All articles of the corresponding issues
Details for article 3 of 8 found articles
| Title: |
FPGA design and implementation of TRNG architecture using ADPLL based on fir as loop filter |
| Author: |
Meitei, Huirem Bharat Kumar, Manoj |
| Appeared in: |
Analog integrated circuits and signal processing |
| Paging: | Volume 122 () nr. 1 pages xx |
| Year: |
2024-11-27 |
| Contents: | |
| Publisher: |
Springer US, New York |
| Source file: |
Elektronische Wetenschappelijke Tijdschriften |
Details for article 3 of 8 found articles
| << previous | next >> |