|
| << previous | next >> |
Journal description
All volumes of the corresponding journal
All issues of the corresponding volume
All articles of the corresponding issues
Details for article 22 of 35 found articles
| Title: |
Minimization of digital logic gates and ultra-low power AES encryption core in 180CMOS technology |
| Author: |
Nandan, V. Gowri Shankar Rao, R. |
| Appeared in: |
Microprocessors and microsystems |
| Paging: | Volume 74 () nr. C pages p. |
| Year: |
2020 |
| Contents: | |
| Publisher: |
Published by Elsevier B.V. |
| Source file: |
Elektronische Wetenschappelijke Tijdschriften |
Details for article 22 of 35 found articles
| << previous | next >> |