Digitale Bibliotheek
Sluiten Bladeren door artikelen uit een tijdschrift
     Tijdschrift beschrijving
       Alle jaargangen van het bijbehorende tijdschrift
         Alle afleveringen van het bijbehorende jaargang
                                       Alle artikelen van de bijbehorende aflevering
 
                             26 gevonden resultaten
nr titel auteur tijdschrift jaar jaarg. afl. pagina('s) type
1 A new cache replacement algorithm for last-level caches by exploiting tag-distance correlation of cache lines Do, Cong Thuan
2015
4-5 p. 286-295
10 p.
artikel
2 A scalable, non-interfering, synthesizable Network-on-Chip monitor – Extended version Alhonen, Antti
2013
4-5 p. 446-459
14 p.
artikel
3 Automated design error debug using high-level decision diagrams and mutation operators Raik, Jaan
2013
4-5 p. 505-513
9 p.
artikel
4 Cross-architecture prediction based scheduling for energy efficient execution on single-ISA heterogeneous chip-multiprocessors Zhang, Ying
2015
4-5 p. 271-285
15 p.
artikel
5 CSquare: A new kilo-core-oriented topology Zheng, Naijun
2015
4-5 p. 313-320
8 p.
artikel
6 Design and implementation of novel, fast, pipelined HSI2RGB and log-hybrid RGB2HSI colour converter architectures for image enhancement Nnolim, Uche A.
2015
4-5 p. 223-236
14 p.
artikel
7 Design and implementation of reconfigurable FIFOs for Voltage/Frequency Island-based Networks-on-Chip Rahmani, Amir-Mohammad
2013
4-5 p. 432-445
14 p.
artikel
8 Design and optimization of adaptable BCH codecs for NAND flash memories Fabiano, M.
2013
4-5 p. 407-419
13 p.
artikel
9 Editorial Board 2015
4-5 p. iii-
1 p.
artikel
10 Editorial Board 2013
4-5 p. iii-
1 p.
artikel
11 Editorial Board / Aims and Scope 2015
4-5 p. IFC-
1 p.
artikel
12 Editorial Board / Aims and Scope 2013
4-5 p. IFC-
1 p.
artikel
13 Fast architecture for decimal digit multiplication Fazlali, Mahmood
2015
4-5 p. 296-301
6 p.
artikel
14 FASTER: Facilitating Analysis and Synthesis Technologies for Effective Reconfiguration Pnevmatikatos, D.
2015
4-5 p. 321-338
18 p.
artikel
15 FPGA-based many-core System-on-Chip design Baklouti, M.
2015
4-5 p. 302-312
11 p.
artikel
16 Guest Editorial Ellervee, Peeter
2013
4-5 p. 430-431
2 p.
artikel
17 Hardware implementation of DIRLS mismatched compressor applied to a pulse-Doppler radar system Simić, Slobodan
2013
4-5 p. 381-393
13 p.
artikel
18 Hardware software partitioning of control data flow graph on system on programmable chip Jemai, Mehdi
2015
4-5 p. 259-270
12 p.
artikel
19 Hardware support for CSP on a Java chip multiprocessor Gruian, Flavius
2013
4-5 p. 472-481
10 p.
artikel
20 High performance scalable elliptic curve cryptosystem processor for Koblitz curves Loi, K.C. Cinnati
2013
4-5 p. 394-406
13 p.
artikel
21 Mapping multiple applications with unbounded and bounded number of cores on many-core networks-on-chip Yang, Bo
2013
4-5 p. 460-471
12 p.
artikel
22 Modular vector processor architecture targeting at data-level parallelism Rooholamin, Seyed A.
2015
4-5 p. 237-249
13 p.
artikel
23 Multi bit random and burst error correction code with crosstalk avoidance for reliable on chip interconnection links Maheswari, M.
2013
4-5 p. 420-429
10 p.
artikel
24 Online codesign on reconfigurable platform for parallel computing Foucher, Clément
2013
4-5 p. 482-493
12 p.
artikel
25 Predictive power consumption adaptation for future generation embedded devices powered by energy harvesting sources Szydło, Tomasz
2015
4-5 p. 250-258
9 p.
artikel
26 Ultra low energy design exploration of digital decimation filters in 65nm dual-V T CMOS in the sub-V T domain Yasser Sherazi, S.M.
2013
4-5 p. 494-504
11 p.
artikel
                             26 gevonden resultaten
 
 Koninklijke Bibliotheek - Nationale Bibliotheek van Nederland