|
| << vorige | volgende >> |
Tijdschrift beschrijving
Alle jaargangen van het bijbehorende tijdschrift
Alle afleveringen van het bijbehorende jaargang
Alle artikelen van de bijbehorende aflevering
Details van artikel 27 van 46 gevonden artikelen
| Titel: |
Optimizing CMOS Circuits for Performance Improvements Using Adiabatic Logic |
| Auteur: |
P. Vijayakumar M. Shanthanalakshmi K. Gunavathi |
| Verschenen in: |
Information technology journal |
| Paginering: | Jaargang 6 (2007) nr. 3 pagina's 325-331 |
| Jaar: |
2007 |
| Inhoud: |
Retiming is an efficient technique for redistributing latches in circuits in order to improve the circuit performance. However the retiming inherently increases the power dissipation because of the inclusion of latches for pipelining the circuit. We present an efficient Improved Positive Feedback Adiabatic Logic (IPFAL), which utilizes the inherent nature of pipelining in the circuits with the help of four-phase power clock. The IPFAL efficiently recovers the stored charge from the load capacitance and hence reduces the non-adiabatic losses in the circuits. The proposed technique is validated by applying it to a number of ISCAS benchmark circuits and the results are compared with those of the pipelined circuits with retiming algorithm. The experimental results prove that the circuits implemented in IPFAL has a maximum reduction in power dissipation of upto 89% when compared to the ones using retiming algorithm |
| Uitgever: |
Asian Network for Scientific Information (provided by DOAJ) |
| Bronbestand: |
Elektronische Wetenschappelijke Tijdschriften |
Details van artikel 27 van 46 gevonden artikelen
| << vorige | volgende >> |